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Fast Post-placement Rewiring Using Easily Detectable 
Functional Symmetries
Abstract
 Timing convergence problem arises when the estimations made
during logic synthesis can not be met during physical design. In this
paper, an efficient rewiring engine is proposed to explore maximal
freedom after placement. The most important feature of this
approach is that the existing placement solution is left intact
throughout the optimization. A linear time algorithm is proposed to
detect functional symmetries in the Boolean network and is used as
the basis for rewiring. Integration with an existing gate sizing algo-
rithm further proves the effectiveness of our technique. Experimen-
tal results are very promising. 
1.0  Introduction
In recent years, interconnect delay has become a dominant factor in
determining circuit performance. Having no placement informa-
tion, traditional logic synthesis tools rely on wire-load model to
predict the interconnect effect. In the deep sub-micron range, this
estimate has become very inaccurate. Repeated iterations between
logic synthesis and place and route steps give no assurance of tim-
ing convergence.
Rewiring is a technique which tries to reconnect wires in a network
without changing the overall functionality. Previous works include
Redundancy Addition and Removal ( RAMBO)[3] and Set of Pairs
of Functions to be Distinguished(SPFD)[7]. These techniques have
the advantage that only local modifications of the netlists are made
- some wires are added and some are removed. These techniques
are especially suited for attacking timing convergence problem at
the post-placement stages. Our rewiring techniques, compared with
RAMBO and SPFD, is very computationally efficient and explores
a different degree of rewiring flexibility.
Functional symmetry has long been an active area of research in
switching theory. We have established relationship between impli-
cation supergate and functional symmetry. Based on our analysis of
supergates we propose a linear time algorithm for symmetry identi-
fication in a multilevel netlist. We have developed an efficient post
placement performance optimizer which applies symmetry based
rewiring and gate sizing. The approach has been verified experi-
mentally. 
2.0  Preliminaries
A Boolean network [1] can be represented by a directed acyclic
graph, with vertices and edges corresponding to logic gates and
interconnects.  Let g be a gate from a library L. The in-pin of g is a
connector of g to which outputs of other gates can connect. The out-
pin of g is the output connector that can drive other gates’ in-pins.
The logic type of g is denoted  type(g). In developing the theory we
consider type(g) ˛{AND, OR, XOR, INV, BUF}. NAND, NOR,
and XNOR are treated as inverted AND, OR, and XOR, respec-
tively. Complex types such as OAI and AOI are naturally expressed
by the types considered here. g is assumed to have single output.
We do not distinguish between the name of the gate and its out-pin.
The controlling value of g, denoted cv(g), is the logic value which
when set at any input of  g, uniquely determines the output of g
regardless of logic values on other inputs. For example, when
type(g) = AND, cv(g) = 0. The non-controlling value of g, denoted
ncv(g), is the opposite logic value of cv(g). Logic implication is a
process of inferring consistent logic values based on known logic
values. Given a logic value v assigned at the out-pin of gate g , the
direction of implication can be forward or backward until no more
logic values can be inferred. If v = ncv(g), all in-pins of g can be
inferred with logic value ncv(g). This process is called direct back-
ward implication. For example, let type(g) = AND and v=1. All in-
pins of g are inferred with logic value 1. Direct backward implica-
tion stops at gate gj when the value v j assigned at the out-pin of gj is
not equal to ncv(gj) and hence no logic value at the in-pins of gj can
be further inferred. imp_value(p) is the value set at pin p during
direct backward implication.
Let function f be defined over input set X. Four cofactors can be
defined with respect to two variables xi, xj ˛X. i.e. f xi xj, f xi xj, f xi
xj, and f xi xj. Symmetry is defined as the equivalence between any of
the two cofactors. Among them, two types of symmetries are of
special interest and are stated below: xi and xj are non-equivalence
symmetric (NES) in f(X) if  f xi xj = f xi xj. That is, the exchange of xi
and xj does not change f. i.e. f(..., x i,..., xj,...) = f(..., xj,..., xi,...). x i
and xj are equivalence symmetric (ES) in f(X) if f xi xj = f xi xj. That
is, the exchange of xi and xj does not change f. i.e. f(..., xi,..., xj,...) =
f(..., xj,..., xi,...).
In [5], symmetry detection is transformed to a test generation prob-
lem and solved using automatic test pattern generation (ATPG)
techniques. Using the D-notation [6], D(0/1) represents the case
when the faulty value of the wire is 0 and the good value is 1 under
the single stuck-at-fault model. D(1/0) is vice versa. We reiterate
the main results of [5] in the following lemma:
Lemma 1: Two inputs x i and xj are of NES if and only if no test
exists that sets xi to D, xj to D, and propagates a D or D to the out-
put of f. xi and xj are of ES if and only if no tests exist that sets xi to
D, x j to D, and propagates a D or D to the output of f. Here we
assume f is represented as a mapped Boolean network.
All previous attempts on symmetry detection target at finding sym-
metries for primary inputs of a given function. Let h be a multiple-
input, multiple-output Boolean function defined over X and is rep-
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(c) 2000 ACM 1-58113-188-7/00/0006..$5.00 resented by a mapped Boolean network N. Also, let Nsub be a sin-
gle-output sub-network of N and k is the corresponding Boolean
function defined on Y, where Y is a set of internal signals of N.
Instead of finding symmetries for xi, xj with respect to h, we focus
on the identification of symmetries for yi, y j with respect to k. The
number of detected symmetries increases dramatically since k is
only a sub-function of h. This information is the basis of our rewir-
ing technique.
3.0  Detection of symmetries in a network 
In this section we use the theory of ATPG as a tool for the proofs.
Our algorithm does not use ATPG. Most proofs are omitted due to
space limitation.
3.1  Symmetry detection
Let T be a fanout-free network rooted at f. By fanout-free we mean
that each node inside T has only single fanout. A path is an alter-
nating sequence of pins and gates. For example, a path P = (p0,
g0,..., pn-1, g n-1) starts from the in-pin p0 of gate g0 and ends at the
in-pin pn-1 of gate gn-1. A path is fanout-free if all gates along the
path are fanout-free. Let a and b be two in-pins in T. Since T is
fanout-free, there exists a unique path from a to p (a ﬁ p) and b
to q (b ﬁ p), where p and q are in-pins of f. All following lemmas
and theorems are considered under the assumption that the under-
lying structure is fanout-free. We also assume (a ﬁ p) and (b ﬁ
p) do not properly contain each other.
Definition 1: Let p i be an in-pin of gate gi and gj is a gate in the
fanout cone of gi. P = (pi, g i,..., pj, gj) is a path from pi to gj. pi is
said to be and-or-reachable from gj if pi can be inferred a logic
value by direct backward implication when gj is set to ncv(gj). pi is
said to be xor-reachable from gj if all gates along P (including gj)
are of type either XOR, INV, or BUF. 
Since xor gate has no controlling value, it is clear that these two
definitions are mutually exclusive. That is, if p i is and-or-reachable
from gj, it cannot be xor-reachable from gj and vice versa. In order
to detect symmetry of two pins (a, b) with respect to f, consider the
case when a is assigned D and b is assigned D. We use value(a) to
denote the logic value assigned at pin a and value(a) ˛{0, 1, D,
D}.
Lemma 2: Let a be and-or-reachable from gate f and value(a) = D,
value(p) cannot be ncv(f).
proof: Assume value(p) is assigned ncv(f). Since a is and-or-reach-
able from f, Assigning ncv(f) at p results in either 0 or 1 being
implied at a depending on the number of inversions along the path.
This is in conflict with a being assigned D initially. By contradic-
tion, value(p) cannot be set to ncv(f). QED. 
Lemma 3: Let a be xor-reachable from gate f, value(p) can only be
either D or D.
In Lemma 3, whether value(p) is D or D depends on the number of
inversions and on the side input assignments along the path. Note
that this condition is different from Lemma 2 where whether
value(p) is D or D depends only on the number of inversions along
the underlying path. 
Lemma 4: Consider a fanout-free network T rooted at f. Let a be
neither and-or-reachable nor xor-reachable from gate f, value(p)
can always be assigned 0 or 1.
Now, consider the conditions for propagating either D or D to the
output of f. Assume type(f) = {AND, OR} first.
Condition 1: both value(p) and value(q) are D or both are D.
Condition 2: one of value(p) or value(q) is assigned ncv(f) and the
other is D or D. 
When type(f) = {XOR} we have:
Condition 3: only one of value(p) and value(q) is D or D, the other
can be either 0 or 1.
In other words, if Condition 1 and Condition 2 fail when type(f) is
either AND or OR, or Condition 3 fails when f is XOR type, there
exists no consistent value assignment that can propagate either a D
or D to the output of f. By Lemma 1, we know (a, b) are symmetric
w.r.t. f. The direct consequence of Lemma 4 is the following
Lemma 5:  Let  a be neither and-or-reachable nor xor-reachable
from gate f, then (a, b) cannot be symmetric w.r.t. f.
Theorem 1: (a, b) are symmetric in f realized as a fanout-free net-
work if and only if a and b are and-or-reachable from the root of f
or a and b are xor-reachable from the root of f. 
The importance of Theorem 1 is twofold. First, it establishes the
equivalence between functional symmetry and and-or, xor reach-
ability in a fanout-free network. Second, it provides the theoretical
fundation for an efficient linear time algorithm for symmetry
detection. Details of the algorithm will be presented in the next
section.
3.2  Generalized Implication Supergate
Definition 2: Let T be a fanout-free sub-network of N rooted at
gate f. A generalized implication super gate (GISG) of f is the set
of gates in T that are either and-or-reachable or xor-reachable from
f. " g ˛GISG(f) is said to be covered by the GISG rooted at f.
Here, the original definition of implication supergate [9] has been
extended to include XOR gates. To extract the maximal general-
ized implication supergate from a given netlist, we start from the
primary outputs and process each gate in a reverse topological
order. At each primary output, depending on its gate type, either
direct backward implication or xor propagation is attempted. Mul-
tiple-fanout nodes, or nodes where backward propagation stops,
are treated as new GISG roots and the propagation process contin-
ues. This procedure stops when all primary inputs are reached.
After the extraction, the network is uniquely partitioned into AND,
OR, and XOR supergates with inverters and buffers at their
pins.The resulting netlist is called the supergate network.  A super-
gate is trivial if it only covers one gate. The type of a supergate is
the type of its root.
During generalized supergate extraction, redundancy can often be
found easily. We show two cases in the following: (case 1): (Fig.
1a) backward implication conflicts at a fanout stem. In this case,
we can write the following propositions: f=0ﬁg=1, f=0ﬁg=0.
So, g=0ﬁf=1 and g=1ﬁf=1. That is, the value of f is indepen-
dent of the value of g. This means the s-a-fault at g is untestable
and hence g is redundant. (case2): (Fig.1b) backward implication
doesn’t conflict at a fanout stem. In this case, f=0ﬁg=1. That is, g
=0ﬁf=1. So, one of the fanout stem of g is s-a-1 untestable and
hence redundant. 
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Fig.1 Supergate and redundancy 4.0  Swappable pins
Definition 3: Let pi be an in-pin of gi and pj be an in-pin of gj in a
mapped Boolean network N. Assume the out-pin of ki connects to
pi and the out-pin of k j connects to p j. pi and pj are non-inverting
swappable if connecting ki to pj and kj to pi does not change the
functionality of N. pi and p j are inverting swappable if the func-
tionality of N remains the same when connecting k i through an
inverter to pj and kj through an inverter to pi.
The notion of non-inverting and inverting swappable pins corre-
spond exactly to NES and ES. When there is no ambiguity, we use
“swappable” to denote either non-inverting swappable or invert-
ing-swappable.
4.1  Identification of swappable pins
Equipped with the information of functional symmetry, we can
find wires that can be exchanged without changing the functional-
ity of the network. 
Lemma 6: If two in-pins pi and pj are covered by the same general-
ized implication supergate rooted at f and (pi ﬁ f) and (pj ﬁf) do
not properly contain each other, they are swappable. 
The reason for the non-proper containment constraint is as follows:
Since the underlying structure is fanout-free, one path properly
contains the other implies swapping of these two pins will cause
combinational loops. In the following, we implicitly assume target
pins fulfill the non-proper containment constraint. 
Lemma 7: Let in-pin pi and pj are both and-or-reachable from gate
f. Then: (pi, p j) are inverting swappable if  imp_value(pi)  „
imp_value(pj); (pi, p j) are non-inverting swappable if
imp_value(pi) = imp_value(pj).
Lemma 8: Let in-pin pi and pj are both xor-reachable from gate f. pi
and pj are both inverting and non-inverting swappable. 
Fig.2(a) shows the original supergate. ncv(f)=0, imp_value(k)=0,
imp_value(h)=0. By Lemma 7, we know h and k are non-inverting
swappable. That is, they can be swapped without introducing
inverters. This is shown in Fig. 2(b). 
4.2  Cross supergate swapping
Previous theory shows that pins that are covered by the same gen-
eralized implication supergate are symmetric and hence swappa-
ble. Further analysis shows that groups of pins belonging to
different generalized supergates may also be swappable.
Definition 4: (DeMorgan transformation on super gate) Let SG1 be
a supergate and type(SG1) ˛{AND, OR}.  We define operator
DeMorgan (SG1) as the addition of inverters to all inputs and the
output of SG1.
Theorem 2:  Let SG1 and SG2 be two super gates.  fanin1 and
fanin2 are the sets of fanins to SG1 and SG2 and
‰fanin1‰=‰fanin2‰. If the outputs of SG1 and SG2 are sym-
metric and type(SG1) and type(SG2) ˛ {AND, OR}, fanin1 and
fanin2 are swappable under De Morgan transform of SG1 and
SG2. 
Instead of swapping outputs of SG1 and SG2, Theorem 2 first
change the funtionality of SG1 and SG2 using DeMorgan trans-
form. This process is illustrated in Fig. 3.
5.0  Timing optimization using generalized
implication supergate
Two types of post-placement performance optimizations are possi-
ble by exploiting generalized implication supergates. (1)wire
length reduction: If two signals a and b coming from geometrically
fixed locations and all gates have been placed. Swapping of a and
b can clearly reduce the wire length. If net a or b happens to be
critical, reducing wire length directly contributes to its loading
reduction. Congestion can also be relieved.(2)logic level reduc-
tion: Let c be the late arriving signal. Swapping c with a may
reduces the number of logic levels the late signal has to travel and
hence reduces the overall delay.
We consider the super gate based logic restructuring best suited in
a post-placement scenario. That is, all gates have already been
assigned fixed locations. Our goal is to minimize the maximum
arrival time among all primary outputs with the minimum pertuba-
tion of the existing placement solution. We have observed that
supergate-based rewiring for performance optimization is similar
to the gate sizing problem. Given a netlist to be optimized, we first
perform supergate extraction to get a supergate netlist. For each
supergate, a set of swappable pins are identified. Each swap can be
viewed as a library implementation of the supergate. Thus, this
problem is transformed into a gate sizing problem on the supergate
netlist. Cross supergate swapping is not considered in the current
formulation.
Our algorithm is based on the gate sizing heuristics by Coudert[2].
The idea is to maximize the minimum slack through iterative
neighborhood search and relaxation. For each supergate, we find
the best swap which maximizes the minimum slack in its neighbor-
hood. The best swaps of each supergate are then sorted and a best
sequence of swaps is determined. In the relaxation phase, the best
swap of each supergate is taken to maximize the summation of all
slacks in its neighborhood. The goal of this phase is to globally
speed up the network and escape from local minimum. These two
phases iterate until no further improvement.
6.0  Experimental results
Our prototype tool, RAPIDS (Rewiring After Placement usIng eas-
ily Detectable Symmetries), has been implemented on top of SIS
1.3[8] and tested on both MCNC 91 and ISCAS 89 benchmark
suites. Sequential circuits are treated as combinational ones with
all sequential elements removed. All benchmarks are optimized by
SIS script.rugged and mapped by command “map -n 1 -AFG”(tim-
ing-driven). We use a commercial 0.35mm standard cell library
consisting of INV, BUF, NAND, NOR, XOR, and XNOR with
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Fig.3. Cross supergate swappingnumber of inputs ranging from 2 to 4. Each type has 4 different
implementations. The mapped netlist is fed to a commercial tim-
ing-driven placer. Cell locations are extracted after placement.
Since the final routing is not available after placement, we adopt
the analytical interconnect model proposed in [4]. Assume all pins
have known coordinates after placement. Each net is modeled as a
star: the center of the star is the center of gravity of all its termi-
nals. A net is divided into several segments: from source to the star
center and from the star center to each sinks. Each segment is mod-
eled by lumped RC and Elmore delay model is used for delay cal-
culation. Since the distance from the star center to each sinks may
vary, each sink may have different delay from the source. We use a
pin-to-pin load-dependent model for gate delay with both rise and
fall parameters. We use  2 pf/cm for unit capacitance and 2.4KW/
cm for unit resistance. All benchmarks runs are performed on a
SUN Ultra-10 with 128 MB of memory. 
To evaluate the effect of using supergate-based rewiring for delay
optimization, three algorithms have been implemented: (1) gsg:
only use supergate-based rewiring; (2) GS: only use gate sizing[2];
(3) gsg+GS: for gates covered by non-trivial supergates, use super-
gate-based rewiring. Otherwise, use traditional gate sizing[2]. 
The idea behind gsg+GS is to minimize the perturbation of the
existing placement solution. gsg-only makes almost no change to
the placement (only inverters can possibly be added or deleted),
while GS can potentially increase/decrease the cell sizes. gsg+GS
tries to trade the flexibility while limit the perturbation  by only
sizing gates that are covered by trivial supergate.Table 1 shows the
results. Column 3 shows the initial critical path delay after place-
ment. Column 4, 5, and 6 show the delay improvement by gsg, GS,
and gsg+GS, respectively.  Column 7, 8, and 9 show the respective
run time (in seconds). Column 10 and 11 show the area increase/
decrease percentage. We only consider area taken by gates in the
netlist. Column 12 is the percentage of gates covered by non-trivial
supergates. Column 13 shows the largest number of inputs among
all supergates in the netlist. Column 14 shows the number of
redundancy found during generalized supergate extraction.
The results suggest that supergate-based rewiring and gate sizing
complement each other. Applying gsg+GS, the total improvement
is often larger than the sum of the individual improvements. Our
explanation is that gsg or GS may easily  get stuck in local optima
because critical paths often conflict  each other, while gsg and GS
can help each other get out of local optima by exploring a larger
solution space. The results also show that area often is reduced
after either  GS  or  gsg+GS.  For most benchmarks,  gsg+GS
achieves better delay improvement while reducing the area more
than GS alone. This further confirms our idea of only sizing gates
covered by trivial supergates. Also, all benchmark runs finish
within three minutes of CPU time. Column 12 shows the percent-
age of gates covered by non-trivial supergates. On average, 27.6 %
gates are covered. Column 13 shows the number of inputs of the
largest supergate. In benchmark  k2, supergate with 43 inputs
exists. We have also observed that for some large benchmarks, the
SIS mapper often generates very large fanout nets (more than 100
sinks) even when the maximum load option is set. In such a case,
gsg+GS has a hard time improving performance. In the future,
fanout optimization should also be included into our formulation to
explore the maximum synergy. 
7.0  Conclusion and Future Work
Combining the theory of functional symmetry, ATPG, and super-
gates, we have developed a unified framework for symmetry iden-
tification in Boolean networks. Application for post-placement
performance optimization is also demonstrated. On average, the
generalized gate sizing proposed here achieves 9% timing
improvement at a very low computational cost and minimum per-
turbation on the existing placement solution.  
In[3], a combined buffer insertion and redundancy-addition-and-
removal (RAMBO) technique is proposed for post-layout perfor-
mance optimization. Supergate-based rewiring, gate sizing,
RAMBO, and buffer insertion can naturally be integrated to form a
powerful backend optimization flow with minimum perturbation
on the existing placement solution. As design migrates to deep
sub-micron era, the ability to perform incremental logic restructur-
ing after placement is extremely important. This integrated tech-
nique is very promising in solving the timing closure problem.  
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